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Abstract—We propose novel reconﬁgurable rateless codes, that are
capable of not only varying the block length but also adaptively
modify their encoding strategy by incrementally adjusting their degree
distribution according to the prevalent channel conditions without the
availability of the channel state information at the transmitter. In
particular, we characterize a reconﬁgurable rateless code designed for
the transmission of 9,500 information bits that achieves a performance,
which is approximately 1 dB away from the discrete-input continuous-
output memoryless channel’s (DCMC) capacity over a diverse range of
channel signal-to-noise (SNR) ratios.
I. INTRODUCTION
More than a decade after the discovery of turbo codes [1] and
the rediscovery of low-density parity-check (LDPC) codes [2], [3],
the problem of operating arbitrarily close to capacity using practical
encoding and decoding algorithms is feasible, when assuming
perfect channel knowledge. These research advances were achieved
with the advent of high-performance iterative decoders, and design
techniques such as density evolution [4] or extrinsic information
transfer (EXIT) [5] charts.
Lately, the community’s interest has been shifted towards the quest
for codes that are capable of maintaining this excellent performance
over channels characterized with widely varying qualities within a
diverse range of signal-to-noise ratios (SNR) and where the channel
state information is unknown to the transmitter. By employing a
conventional ﬁxed-rate channel code over such channels, we will
naturally be facing the dilemma of opting for high rates to increase
the throughput or to reduce the rate in order to achieve a higher
error resilience. A channel exhibiting time-variant conditions will
therefore necessitate an adaptive channel coding scheme, which is
exempliﬁed by rateless (or fountain) codes, allowing us to freely
vary the block length (and thus the code-rate) in order to match a
wide range of ﬂuctuating channel conditions.
Throughout this paper, we will appropriately distinguish between
the instantaneous and the effective parameters using the (·) notation
for the former. Without delving into the intricate code-design-related
details, we deﬁne what we refer to as a generic rateless encoder as
an arbitrarily encoder that has the capability of generating “on-the-
ﬂy” a potentially inﬁnite bit stream from any K information bits,
which is denoted by the binary bit-vector a=( a1,a 2,...,a K).L e t
Ci be a

Ni,K

rateless code deﬁned over GF(2), which is capable
of generating a codeword ci=

c1,c 2,...,c Ni

, ci ∈ Ci,w h e r eNi
represents the instantaneous block length at a particular transmission
instance i and thus the instantaneous code-rate is deﬁned by
Ri := K/Ni. Moreover, the code Ci will actually be a preﬁx to
all succeeding codes Ci+j having code-rates Ri+j < Ri,f o ra l l
j>0.Ageneric rateless decoder is then deﬁned as an arbitrarily
decoder, which is capable of reconstructing the original information
bit sequence a, with an arbitrarily low bit error probability from any
received codeword ci after i transmission instances. The successful
decision is then communicated back to the transmitter in the form
of a single-bit acknowledgment (ACK) using an idealized error-free,
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zero-delay feedback channel. Subsequently, the transmitter will cease
transmission of the current information sequence a and proceeds to
the next sequence.
It is also worth noting that some rateless code families are
closely related to their ﬁxed-rate counterparts. For instance, a Luby
Transform (LT) code [6] is analogous to a non-systematic low-density
generator matrix (LDGM) based code, having a generator matrix that
is calculated online (and thus allowing adaptive-rate conﬁguration
for diverse channel conditions) and where the LT encoded codeword
corresponds to a sequence of repeated parity-check equation values,
each checking the parity of dc information bits. Similarly, we can
regard Raptor codes [7] as a serial concatenation of a (typically)
high-rate LDPC code as the outer code combined with a rateless
LDGM code as the inner code.
To the best of our knowledge, the state-of-the-art rateless codes
employ a ﬁxed degree distribution [6]; i.e. the degree distribution
used for coining the degree dc for each transmitted bit is time
invariant and thus channel-independent. Consequently, such rateless
codes, can only alter the number of bits transmitted in order to cater
for the variations of the channel conditions encountered. A ﬁxed-rate
code having a speciﬁc rate R, can only attain an arbitrarily low
outage probability at a particular channel condition. By the same
token, rateless codes having a ﬁxed degree distribution δi(x) are
sub-optimal in the sense that they are only capable of realizing codes
having rates that are arbitrarily close to the capacity for a narrow
range of channel SNRs. Nevertheless, this plausible argument still
suggests that having at least partial channel state information at the
transmitter is still mandatory, in order to ﬁnd and use the optimal
degree distribution.
Motivated by this, we propose novel rateless codes, hereby
referred to as reconﬁgurable rateless codes that are capable of not
only varying the block length (and thus the rate) but also adaptively
modify their encoding strategy according to the channel conditions.
We will demonstrate that the proposed rateless codes are capable of
shaping their own degree distribution according to near-instantaneous
requirements imposed by the channel, but without the actual channel
knowledge at the transmitter.
The remainder of the paper is structured as follows. Section II
introduces the channel and the system model that were taken into
consideration. The analysis of the proposed reconﬁgurable rateless
codes and their adaptive incremental degree distribution is detailed in
Section III. Our simulation results are then presented in Section IV,
while our concluding remarks are offered in Section V.
II. SYSTEM OVERVIEW
A. Channel model
The canonical discrete-time complex baseband-equivalent channel
model used is given by yi = hxi + ni,w h e r exi, yi ∈ C and
ni ∼C N(0,N 0) denotes the transmitted signal (i.e. the modulated
codeword bit ci), the received signal and the complex additive
white Gaussian noise (AWGN), respectively, at any transmission
instant i. We consider a quasi-static fading (QSF) channel having
a time-invariant channel gain h generated according to a complex
circularly symmetric Gaussian distribution having a per-dimension
noise variance of σ
2
n = N0/2. This represents a non-frequency
selective channel having a coherence time τ that is higher than
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Fig. 1. The system model considered. It is also implicitly assumed that
there is another subsidiary DDS located at the receiver, namely DDSR,
that can replicate the EXIT chart calculation and thus communicate the
distributions δi(x) and υi(x) to the rateless decoder (please refer to
Section III-A).
the system’s maximum affordable codeword length determining
the maximum system delay. The achievable rate supported by the
arbitrarily channel gain h is then deﬁned as C(h): =l o g 2

1+ψ

bits per channel use. We note furthermore that all the attributes
considered throughout this paper are computed with respect to the
two-dimensional noise variance N0 and not to σ
2
n.
The most commonly used performance metric for transmission
over QSF channels is the outage probability deﬁned as the
likelihood of using an insufﬁciently low code-rate Ri,w h i c hi s
above the channel’s capacity. This is formulated as Prout(Ri)=
Pr

Ri >C (h)

,w h e r eRi has the same deﬁnition given in
Section I. Therefore, given a ﬁxed-rate code of rate Rx, there exist
a fading coefﬁcient h such that Prout(Rx) is non-zero. On the
other hand, the outage probability Prout(R) of a rateless scheme
may tend to zero independent of the channel conditions, since the
(effective) code-rate R is actually determined by the decoder (and
not the encoder), when the decoding is terminated after correctly
decoding a. Therefore, rateless coded transmissions over the QSF
channel can be modeled as real AWGN channels having effective
SNR equal of ψavg.
B. System Model
The system model considered is illustrated in Figure 1. At any
transmission instant i, i =1 ,...,N, the rateless encoder performs
the steps succinctly described in the four steps below:
1) (Degree Selection) Randomly choose a degree dc from a
degree distribution δi(x) supplied by the degree distribution
selector (DDST);
2) (Input bit/s Selection) Randomly choose dc input bits from the
information bit sequence a=( a1,a 2,...,a K) having the least
number of connections at the current transmission instant;
3) (Intermediate bit calculation) Calculate the value of the
intermediate (check) bit bi by combining the dc input bits
selected at the previous step using modulo-2 addition;
4) (Codeword bit calculation) Determine the value of the
codeword bit ci,w h e r eci = bi if i =1or ci = bi ⊕ bi−1 if
i =2 ,...,N. The symbol ⊕ represents the modulo-2 addition
operation.
We also note that the complexity of this rateless encoding process
described in the above steps is linear in the block length.
Continuing the analogy we have drawn between rateless and
ﬁxed-rate codes in Section I, the degree distribution δi(x) would
then correspond to what is commonly referred to as the check node
distribution. We will assume that all the (check) degree values of
the degree distribution can represented by the vector d
i,w h e r e
dc ∈ d
i. Accordingly, the probability generating function δi(x) can
be represented by means of a polynomial distribution given by:
δi(x): =

∀dc∈di
δdcx
dc−1,
= δ1 + δ2x + ...+ δdcx
dc−1 + ...+ δDcx
Dc−1, (1)
where the positive coefﬁcients δdc, dc ∈ d
i denote the particular
fraction of intermediate bits (or check nodes) of degree dc and
Dc =m a x ( d
i). The variable or information node distribution can
then be represented by υi(x): =x
di
v−1, which is regular due to the
second step in the encoding procedure described above.
Similarly to [6], we assume that the transmitter and the receiver
have synchronized clocks used for the seed of their pseudorandom
number generators, and therefore the degree dc ∈ d
i as well as
the speciﬁc modulo-2 connections selected by both the transmitter
and the receiver are identical. In order to provide further insights,
below we highlight the differences between the rateless encoding
technique presented above and the LT encoding method proposed
by Luby (cf. Section 1.1 in [6]):
1) The aim of the DDST is to select (or compute online) an
‘appropriate’ degree distribution for reconﬁgurable rateless
codes. The DDST is not required in the previously proposed
rateless codes, such as the LT and Raptor codes, since the
degree distribution is predetermined and ﬁxed.
2) In LT codes, the dc information bits are selected uniformly
at random, hence the actual degree dv attributed to each
information bit can be modelled as a random variable V ,
V ∼ π(λ),w h e r eπ(λ) denotes the Poisson distribution with
parameter λ. Therefore, the variable node distribution of the
LT codes can be well approximated by:
υLT(x) ≈ π(λ)=
N 
dv=1
e
−λλ
dv
dv!
x
dv−1, (2)
with parameter λ deﬁned by λ := dc,avg
N
K,w h e r eK and N
are assumed to be asymptotically large. The average check
node degree dc,avg is then given by:
dc,avg :=

∀dc∈d
δdc · dc. (3)
This implies that some rows of the LT code generator
matrix have a low weight with a non-negligible probability,
thus resulting in codes that exhibit high error ﬂoors due to
their poor distance properties. Furthermore, the variable node
distribution υLT(x) represented in (2) is effectively a function
of the block length, of the number of information bits as
well as of the degree distribution of the LT code, δLT(x).I n
our system, having such dependencies would have presented
a problem, hence this issue will be further elaborated on in
Section III-B. On the other hand, the variable node distribution
υi(x) of the proposed rateless codes does not exhibit these
dependencies.
3) The potential error ﬂoor of LDGM codes maybe mitigated by
their serial concatenation with another code, which is typically
another LDGM code. Motivated by this, we have added a
fourth step of the rateless encoding procedure outlined at
the beginning of this section, which essentially represents a
unity-rate precoder (or accumulator).
In this light, the proposed codes can be considered as precoded
LT codes, or instances of “rateless repeat-accumulate (RA)” codes.
Establishing this relationship between ﬁxed-rate and rateless codes
will signiﬁcantly simplify our forthcoming analysis, since we can
conveniently model the proposed reconﬁgurable rateless codes as
non-systematic RA codes.
III. SYSTEM DESCRIPTION
Up to this point in time, the DDST of Figure 1 was treated as a
black box capable of calculating the degree distribution δi(x) online−10 −5 0 5 10 15
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Fig. 2. The fraction of check nodes of degree dc ∈ di, δdc, with i ≥ 0,
calculated by the DDST of Figure 1 under the assumptions detailed in
Section III-A.
by observing the feedback channel’s output. In Section III-A, we
will simplify our analysis by temporarily assuming that the DDST
of Figure 1 is equipped with perfect channel knowledge and thus is
capable of determining the optimal degree distribution that facilitates
a near-capacity performance. This assumption is then discarded in
Section III-A, where we only assume having perfect channel state
information at the receiver.
A. Analysis under simpliﬁed assumptions
In this sub-section we will stipulate the following simplifying
assumptions: (a) perfect channel knowledge is available at both the
receiver as well as at the transmitter; (b) the rateless decoder is not
bounded in terms of its complexity; (c) there exists an SNR for
the rateless code C above which an arbitrarily small BER/BLER
probability can be achieved in the limit for asymptotically large
block lengths; and (d) the decoder is capable of detecting whether
the decoded ˆ a = a.
Using the ﬁxed-rate versus rateless code analogy introduced in
the previous sections, the rateless decoder of Figure 1 is constituted
of two decoders separated by a uniform random interleaver, where
the inner decoder is the amalgam of a memory-one trellis decoder
used for the accumulator and of a check node decoder (CND),
whilst the outer decoder is a variable node decoder (VND). We will
assume that the interleavers have sufﬁciently high girth to ensure that
the non-negligible correlations between the extrinsic log-likelihood
ratios do not have a severe impact on the decoder.
The convergence behavior of this iterative rateless decoding
process can then be analyzed in terms of the evolution of the input
and output mutual information exchange between the inner and
outer decoders in consecutive iterations, which is diagrammatically
represented using the semi-analytical tool of EXIT charts [5]. There
are three requirements to be satisﬁed in order to design a near-
capacity system; (a) both the inner as well as the outer decoder’s
EXIT curves should reach the (1,1) point on the EXIT chart; (b)
the inner decoder’s curve IACC&CND should always be above the
outer decoder’s curve IVND and (c) the IACC&CND curve has to
match the shape of the the IVND curve as accurately as possible,
thus resulting in an inﬁnitesimally low EXIT-chart-tunnel area.
Given the distributions υi(x) and δi(x), the two EXIT curves
correspond to two EXIT functions formulated by [5]:
IE,V ND(IA,V ND,d
i
v)=J

(di
v − 1) · J
−1(IA,V ND)

, (4)
where the function J(·) denotes the mutual information,
IE,V ND(IA,V ND,d
i
v) represents the extrinsic information output
of the VND as a function of the its a-priori information input
IA,V ND and its variable node degree d
i
v. Similarly, the combined
accumulator and CND EXIT function IE,ACC&CND(·) is then
approximated by [5]:
IE,ACC&CND(IA,CND,d
i,ψ avg) ≈

∀dc∈di
Δ
i
dc[1 −
J
	
(dc − 1) · [J−1(1 − IA]
2 +[ J−1(1 − IE)]
2


], (5)
where IA := IA,CND represents the a-priori information input of the
CND and the extrinsic information accumulator output is deﬁned
by IE := IE,ACC(IA,ACC),w h e r eIA,ACC denotes the a-priori
accumulator information input. The parameter Δ
i
dc corresponds to
the speciﬁc fraction of edges emanating from the intermediate bits
(or check nodes) of degree dc ∈ d
i given by Δ
i
dc = δdc ·
dc
dc,avg and
the average check node degree dc,avg is deﬁned in (3). Furthermore,
we note that designing the two EXIT curves determines the two
distributions and vice versa.
Consider the scenario of having binary phase-shift keying (BPSK)
modulation transmissions over the BIAWGN channel characterized
by SNRs ranging from -10 to 15 dB. If the DDST of Figure 1
possesses perfect channel knowledge, then it is capable of computing
online the decoder’s EXIT curves that satisfy the above three
requirements, and from which we can determine the distributions
δi(x) and υi(x). The result of this experiment is portrayed in
Figure 2, which shows particular fraction of check nodes of degree
dc, δdc, that characterize the degree distribution δi(x) across the
range of SNR values considered. It can be observed from Figure 2
that the characteristics of the degree distribution δi(x) across this
range of SNRs are so distinctively dissimilar, which also highlights
the inadequacy of a rateless codes having a ﬁxed degree distribution
in the face of time-variant SNRs. For example, the check degrees
dc > 2 are the dominant degrees at high channel SNR values,
whilst they are almost extinct when the channel quality is poor.
Furthermore, we note that at low channel SNR values, the system
reduces to a simple repetition code, with the exception of a very
small percentage of nodes having dc = 100.
We emphasize that a non-systematic rateless coding scheme was
preferred over its systematic counterpart in order to completely
eliminate the dependency of the variable node distribution on the
channel condition. This can also be veriﬁed from (4). By doing so,
the channel dependency has been conﬁned to only one of the two
distributions; i.e. to δi(x) corresponding to the IACC&CND EXIT
curve. However, the outer decoder’s EXIT curve IVND will now
emerge from the (0,0) point of the EXIT chart and hence a certain
percentage of degree-one check nodes δd1 is always required in
order to force the IACC&CND curve to emerge from a higher initial
value than the IVND curve and thus guarantee that the iterative
decoder begins to converge. This percentage of doped check nodes
δd1 is also dependent on the channel quality, but the optimal
IACC&CND curve is channel-quality dependent anyway.
B. The adaptive incremental degree distribution
In this subsection, we will no longer assume perfect channel
state information at the transmitter, but only a single-bit ACK
transmitted by the receiver on the feedback channel in a similar
fashion to that used in incremental redundancy aided schemes. We
were particularly interested in ﬁnding the answer as to whether
it is possible to design a variable incremental degree distribution,
that attempts to imitate the attributes of the optimal channel-statedependent one. From another point of view, this question can be
restated as to whether it is possible for the DDST to estimate
the inner decoder’s EXIT curve IACC&CND, so that near-capacity
performance is guaranteed, regardless of the channel conditions
encountered. Once the IACC&CND EXIT curve is computed, the
degree distribution δi(x) can be readily calculated and passed on to
the rateless encoder. Hence there is a need for encoders having the
capability of “thinking like decoders” before encoding.
Against this backdrop, we introduce what we refer to as the
adaptive incremental distribution. The DDST of Figure 1 is
initialized by making a conjecture of the channel quality. For
example, the initial estimate ˆ ψ0 provided for the DDST of Figure 1
can be set to the highest SNR considered, i.e. 15 dB, in an attempt
to maximize the achievable throughput. However, it can be observed
from Figure 2 that the rateless decoder should still be able to
successfully decode ˆ a = a using the same distribution δ0(x),e v e n
if the receiver experiences an SNR as low as 5 dB. Therefore, the
estimate ˆ ψ0 can be set to the latter value. Then, the rateless encoder
employs the degree distribution δ0(x) designed for a code having
a rate of 0.9681, which is given by δ0(x)=0 .0007 + 0.6781x +
0.1156x
2 +0 .1358x
4 +0 .0386x
5 +0 .0235x
20 +0 .0077x
99 and
υ0(x)=x
3.
The DDST is continuously observing the feedback channel output
and must try its utmost to glean as much information as possible
from it. While it is plausible that the simple ACK feedback is less
beneﬁcial than having complete channel knowledge, the ACK as
well as the absence of the ACK can still prove to be useful for the
DDST to improve the estimate of ˆ ψ0. Recall from Section III-A,
that if DDST posses a precise estimate of the channel quality,
then the problem is basically solved since the DDST is capable
for calculating the speciﬁc degree distribution that achieves a
performance arbitrarily close to capacity.
To elaborate further, it can be argued that the absence of a
received ACK may indicate two options for the DDST; either that
the estimate of ˆ ψ0 is correct but the rateless decoder is unsuccessful
in correctly decoding a due to using an insufﬁcient number of
iterations or ˆ ψ0 is representing an overly optimistic estimate of the
channel conditions. We note that the ﬁrst possibility must not to
be completely neglected, especially when considering that the EXIT
curves corresponding to the two distributions are closely matched
in an attempt to maximize the achievable throughput and therefore
a considerable number of iterations is necessary. If this occurs, then
transmitting some additional redundant bits may make up for the
limited number of affordable iterations. Thus we pay a rate-penalty
in exchange for a lower computational complexity. On the other
hand, if the DDST has an incorrect estimate of the channel condition
and thus no ACK has been received, two further possibilities might
have occurred. Namely, the rateless decoder may have either started
the decoding but was unsuccessful or else it did not even attempt to
decode the received codeword, because R<C (h).
Since the SNR range considered is quite wide, we assume
that the most likely cause of failure is feeding the DDST with an
inaccurate ˆ ψ0 and so, a modiﬁcation of the encoding strategy (thus a
modiﬁcation of the degree distribution δ0(x) and υ0(x)) is required.
Therefore, if an ACK is still not received after transmitting according
to the degree distribution δ0(x), then the DDST of Figure 1 can
reasonably assume that its next estimate is ˆ ψ1 ≤ 5 dB (please refer
to Figure 2). The immediate problem that has to be tackled by the
DDST is that of calculating an improved degree distribution δ1(x)
for the improved estimate ˆ ψ1, given that the previous distribution
was δ0(x). This can be viewed as an optimization problem, i.e. given
that having an unsuccessful δi(x) was attributed to the inaccurate
channel quality estimate ˆ ψi, the next degree distribution δi+1(x)
can be determined by:
δi+1(x)=m a x

∀dc∈di+1
dc
Δ
i+1
dc
(6)
subject to the equality constraint

∀dc∈di+1
Δ
i+1
dc =1 (7)
a n dt ot h einequality constraints given by
IE,ACC&CND(I,d
i+1, ˆ ψi+1) >I A,V ND(I,d
i+1
v ), (8)
and
Δ
i+1
dc |∀dc∈(di+1 \ di) > 0, (9)
where d
i+1 is the vector containing all the parity-check degree
values of the next degree distribution δi+1(x), d
i ⊆ d
i+1,a n d
ˆ ψi+1 < ˆ ψi is the new channel quality estimate. In (8), I is a
discrete set of gradually increasing values in the interval [0,1] over
which the functions IE,ACC&CND(·) and IA,V ND(·)=I
−1
E,V ND(·)
(please refer to (5) and (4)) are calculated. The speciﬁc value of
d
i+1
v is selected by considering the smallest variable node degree
value that satisﬁes both d
i+1
v >d
i
v as well as (8). We further note
that the maximization of the objective function in (6) is equivalent
to maximizing the code-rate.
An important step to consider is that the newly calculated degree
distribution δi+1(x) must take into account the previous δi(x),
since the bits connected to the degrees dc ∈ d
i coined from
δi(x) have already been transmitted and thus will still affect the
rateless decoding. Due to this, we introduce an additional inequality
constraint, in addition to that given by (8) and (9), expressed by:
Δ
i+1
dc |∀dc∈(di∩di+1) ≥
d
i
v,avg
d
i+1
v,avg
· Δ
i
dc. (10)
The adaptive incremental distribution denoted by δadap(x, ˆ ψ)
employed by the proposed reconﬁgurable rateless codes instead
of a ﬁxed one can be formulated as:
δadap(x, ˆ ψ): =δ0(x)1

ˆ ψ ≥ ˆ ψ0

+ δ1(x)1

ˆ ψ0 > ˆ ψ ≥ ˆ ψ1

+...+ δz(x)1

ˆ ψz−1 > ˆ ψ ≥ ˆ ψz

, (11)
where the DDST channel quality estimate is ˆ ψ ∈

ˆ ψ0, ˆ ψ1,..., ˆ ψz

and where 1{·} denotes the indicator function returning a value of
one, if the argument is true, and zero otherwise. As a further example,
the next incremental distribution δ1(x) (and υ1(x)) determined by
relying on the distribution δ0(x), is calculated by solving the
linear programming problem outlined in (6)-(10), which leads to
δ1(x)=0 .0010 + 0.6400x +0 .1375x
2 +0 .1281x
4 +0 .0364x
5 +
0.0188x
7 +0 .0023x
8 +0 .0221x
20 +0 .0138x
99 and υ1(x)=x
4.
IV. SIMULATION RESULTS
We compared our results to both Raptor codes as well as to
punctured regular and irregular LDPC codes. The Raptor code [7]
was constructed by serially concatenating a regular LDPC outer
code described by a PCM having a column weight of 3 and a
row weight of 30 and thus realizing a rate-0.9 code. This LDPC
code was then concatenated with a non-systematic LT code having
a ﬁxed degree distribution given by δLT(x)=0 .05x +0 .5x
2 +
0.05x
3+0.25x
4+0.05x
6+0.1x
8. On the other hand, the proposed
reconﬁgurable rateless codes employ an adaptive incremental degree
distribution δadap(x, ˆ ψ) represented in (11), which were initialized
with the distributions δ0(x) and υ0(x). The number of information−10 −5 0 5 10 15
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
Received SNR (dB)
T
h
r
o
u
g
h
p
u
t
 
(
b
i
t
s
/
c
h
a
n
n
e
l
 
u
s
e
)
DCMC Capacity
Reconfigurable Rateless
Raptor
(a) Reconﬁgurable rateless vs Raptor (BPSK, QSF channel)
−10 −5 0 5 10
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
Received SNR (dB)
T
h
r
o
u
g
h
p
u
t
 
(
b
i
t
s
/
c
h
a
n
n
e
l
 
u
s
e
)
DCMC Capacity
Reconfigurable Rateless
Regular LDPC (R = 0.8)
Regular LDPC (R = 0.9)
Irregular LDPC (R = 0.5)
(b) Reconﬁgurable rateless vs punctured LDPC (BPSK, BIAWGN
channel)
Fig. 3. Average throughput (bits/channel use) versus SNR (dB). The
rateless decoder was limited to a maximum of 200 iterations.
bits K to be recovered was set to 9,500 bits and the incremental
redundancy segment used for both schemes was set to 100 bits.
Figure 3(a) illustrates the exhibited average throughput
performance versus the SNR for the proposed reconﬁgurable
rateless codes. It can be observed that the proposed codes achieve
a performance within approximately 1 dB of the discrete-input
continuous-output memoryless channel’s (DCMC) capacity across
a diverse range of SNRs. Furthermore, it can be veriﬁed that
the performance exhibited by the reconﬁgurable rateless codes is
superior to that of the Raptor code for all SNRs higher than -4
dB. For example at -3dB and 0 dB, the proposed codes require
on average 560 and 730 less redundant bits than the corresponding
Raptor benchmarker code. On the other hand, Raptor codes excel at
low SNR, and are suitable candidates to be used for signaling when
the channel quality may become very poor [8].
The excellent performance exhibited by the proposed rateless
reconﬁgurable codes at medium-to-high SNRs can be explained
by their optimistic philosophy in calculating the channel quality
estimate. The higher the average received SNR, the faster it is for
the DDST to estimate the channel quality and the more accurate
the adaptive incremental degree distribution becomes. The effect
is actually reversed, when the received SNR is very low, since
the adaptive incremental degree distribution δadap(x, ˆ ψ)=δz(x)
employed in this case is still taking into effect the previous
distributions δy(x),f o ra l l0 ≥ y<z , that were used to transmit
a fraction of N bits, when the DDST had an optimistic channel
quality estimate ˆ ψy.
Soljanin et al. in [8] demonstrated that in the high-SNR region,
the performance exhibited by punctured LDPC codes is superior
to that of Raptor codes. Therefore, it was of interest to verify,
whether the performance of punctured LDPC codes is also superior
to that exhibited by the proposed rateless reconﬁgurable codes.
We have considered the same scenario as in [8], i.e. used a
high-rate regular LDPC code such as the previously described
rate-0.9 outer LDPC code employed for the Raptor code as
well a rate-0.8 LDPC code having a PCM of column-weight
3 and row-weight 15. We also considered a half-rate irregular
LDPC code having a variable node distribution given by υ(x)=
0.2199x+0.2333x
2+0.0206x
3+0.0854x
4+0.0654x
6+0.0477x
7+
0.0191x
8 +0 .0806x
18 +0 .2280x
19 and a check node distribution
represented by δ(x)=0 .6485x
7 +0 .3475x
8 +0 .0040x
9,w h e r e
both distributions were optimized using density evolution [4].
Our performance comparison in terms of the average throughput
(bits/channel use) versus SNR (dB) over the BIAWGN channel
between the proposed reconﬁgurable rateless codes as well as
the incremental-redundancy-based HARQ schemes using punctured
regular and irregular LDPCs is illustrated in Figure 3(b). It is
demonstrated in Figure 3(b), that the performance of the proposed
rateless reconﬁgurable codes is also superior to that of punctured
regular and irregular LDPC codes.
V. SUMMARY AND CONCLUDING REMARKS
In this paper, we have proposed novel reconﬁgurable rateless
codes, that are capable of not only varying the block length but
also shape their own degree distribution according to requirements
imposed by the channel and without the availability of the channel
state information at the transmitter. Our method is reminiscent
of what is referred to as EXIT chart matching, however it is
now applied in the context of rateless codes and therefore must
also be performed “on-the-ﬂy”. A reconﬁgurable rateless code was
characterized for transmission of 9500 information bits over quasi-
static channels and achieves a performance that is approximately 1
dB away from the DCMC capacity over a diverse range of channel
signal-to-noise (SNR) ratios.
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